


P80VC1



P80VC/A/Q





Z37V/A Schematic Index

Page	System page Ref.
01	Block Diagram
02	Schematic Information
03-05	CPU-Penryn
07-09	DDR II SO-DIMM
10-15	Cantiga
20-24	ICH9M
25	SPI ROM
29	CLK-ICS9LPR363CGLF-T
30-31	EC_IT8752
32	POWER-ON SEQUENCE
33	Realtek RTL8111C
34	RJ45 + RJ11
35	MDC
36	ALC663 Codec
37	AUDIO_G1431 & HP
38	MICROPHONE & Array MIC
39	FM2010 DSP
40	CARDBUS R5C833(PCI I/F)
41	CARDBUS R5C833(1394 & SD)
42	IEEE1394A & 4 IN1 CON
43	NewCard PWR SW & CON
44	Debug
45	LVDS & INVERTER CONNECTOR
46	CRT
48	HDMI
50	THER SENSOR & FAN
51	HDD & CDROM
52	USB Port x 4
53	MINICARD (Ebron/Robson/3G/TV)
54	PORT Docking
55	Super I/O & FID
56	LED/TP/SW
57	DISCHARGE
58	UMB
60	DC power jack, Batter conn.
61	Blue Tooth
62	TPM
63	Finger Print
65	MDC NUT & Hinksink NUT
66	E-SATA
68	XDP
70-77	VGA (nVidia NB9P-GE)
80	POWER_VCORE
81	POWER_SYSTEM
82	POWER_I/O_1.5V & 1.05VM
83	POWER_I/O_DDR & VTT
84	NONE
85	POWER_VGA_VCORE & 1.1VO
88	POWER_CHARGER
90	POWER_DETECT
91	POWER_LOAD SWITCH
92	POWER_PROTECT
93	POWER_SIGNAL
94	POWER_FLOWCHART

INT PU*: PU or PD in special time

ICH9-M GPIO	Use As	Signal Name	Power
GPIO 00	Native	PMSYNC#	+3VS
GPIO 01	GPI	-	+3VS
GPIO [2:5]	GPI	EXT_PU to +3VS PCI_INT[E:H]#	+5VS
GPIO 06	GPI	WLBT_SW# EXT_PU	+3VS
GPIO 07	GPI	-	+3VS
GPIO 08	GPI	EXT_SMI# EXT_PU	+3VSUS
GPIO 09	Native	WOL_EN EXT_PD	+3VSUS
GPIO 10	GPI	RTLAN_DSM# EXT_PU	+3VSUS
GPIO 11	Native	SMBALERT# EXT_PU	+3VSUS
GPIO 12	GPI	EXT_SCI# EXT_PU	+3VSUS
GPIO 13	GPI	-	+3VSUS
GPIO 14	Native	AC_PRESENT EXT_PU	+3VSUS
GPIO 15	Native	STP_PCI#	+3VSUS
GPIO 16	Native	PM_DPRSLPVR INT_PD*	+3VS
GPIO 17	GPI	-	+3VS
GPIO 18	GPO	GPU_PWR_SB EXT_PU NS	+3VS
GPIO 19	GPO	BT_LED EXT_PU NS	+3VS
GPIO 20	GPO	GPU_RST_SB#EXT_PU NS	+3VS
GPIO 21	GPO	WLAN_LED EXT_PU NS	+3VS
GPIO 22	GPI	ODC# EXT_PU	+3VS
GPIO 23	Native	LPC_LDRQ1# INT_PU*	+3VS
GPIO 24	GPO	-	+3VSUS
GPIO 25	Native	STP_CPU#	+3VSUS
GPIO 26	Native	PM_S4_STATE#	+3VSUS
GPIO 27	GPO	-	+3VSUS
GPIO 28	GPO	-	+3VSUS
GPIO 29	Native	USB_OC5# EXT_PU	+3VSUS
GPIO 30	Native	USB_OC6#	+3VSUS
GPIO 31	Native	USB_OC7# EXT_PU	+3VSUS
GPIO 32	GPO	PM_CLKRUN# EXT_PU	+3VS
GPIO 33	GPO	- INT_PU*	+3VS
GPIO 34	GPO	-	+3VS
GPIO 35	GPO	-	+3VS
GPIO 36	GPO	WLAN_ON EXT_PU NS	+3VS
GPIO 37	GPO	BT_ON EXT_PU NS	+3VS
GPIO 38	GPI	-	+3VS
GPIO 39	GPO	CLK_PWRSAVE# EXT_PU	+3VS
GPIO 40	Native	USB_CON_OC01#	+3VSUS
GPIO 41	Native	USB_CON_OC2#	+3VSUS
GPIO 42	Native	USB_OC3# EXT_PU	+3VSUS
GPIO 43	Native	USB_OC4# EXT_PU	+3VSUS
GPIO 44	Native	USB_OC8# EXT_PU	+3VSUS
GPIO 45	Native	USB_OC9# EXT_PU	+3VSUS
GPIO 46	Native	USB_OC10# EXT_PU	+3VSUS
GPIO 47	Native	USB_OC11# EXT_PU	+3VSUS
GPIO 48	GPI	-	+3VS
GPIO 49	GPO	- INT_PU* EXT_PU to +3VS	+3VS
GPIO 50	Native	PCI_REQ#1	+5VS
GPIO 51	Native	PCI_GNT#1 INT_PU* EXT_PU to +3VS	+3VS
GPIO 52	Native	PCI_REQ#2	+5VS
GPIO 53	Native	PCI_GNT#2 INT_PU* EXT_PU to +3VS	+3VS
GPIO 54	Native	PCI_REQ#3	+5VS
GPIO 55	Native	PCI_GNT#3 INT_PU*	+3VS
GPIO 56	GPI	- EXT_PU	+3VSUS
GPIO 57	GPI	- EXT_PU	+3VSUS
GPIO 58	GPI	SPI_CS#1 INT_PU*	+3VSUS
GPIO 59	Native	USB_CON_OC01#	+3VSUS
GPIO 60	Native	PM_LINKALERT#EXT_PU	+3VSUS




[illegible][illegible]







PEREQ1# for SATA, SRC-0, SRC-6 (LAN/PCIE6)
 PEREQ2# for SRC-1, SRC-8 (NC)
 PEREQ3# for SRC-2, SRC-4 (WLAN/PCIE4)
 PEREQ4# for SRC-3, SRC-5, SRC-7 (NEWCARD/PCIE5)

FSB Freq. Strap				
FSC	FSB	FSA	CPU	
0	0	0	266	
0	0	1	133	
0	1	0	200	
0	1	1	166	
1	0	0	333	
1	0	1	100	
1	1	0	400	
1	1	1	200	

LCDCK_SEL	SEL_27M#	PIN14, 15	PIN17	PIN18
PIN 5 (IPU)	PIN 9 (IPU)	SRC-9	27FIX	27SS
0	0	SRC-9	27FIX	27SS
0	1	DOT96	DOT96SS	DOT96SS
1	0	DOT96	27FIX	27SS
1	1	DOT96	SRC-0	SRC-0








Cap 0.1uF within 100 mils from GMCH

BOM:
GM45:02G010020030
PM45:02G010022520
GL40:02G010023900
or 02G010017532



CLK_MCH_BCLK P4ち
CLK_MCH_BCLK# P4ち

P80VC1

LOW = DMI X 2

CFG6 : Integrated TPM Host Interface

HIGH = iTPM disable (Default)

LOW = iTPM enable

CFG7 : Intel ME Crypto Strap Transport Layer Security cipher suite

HIGH = With confidentiality (Default)

LOW = Without confidentiality

CFG9 : PCIE GRAPHIC LANE

HIGH = Normal Operation (Default)

LOW = Reverse Lanes

CFG10 : PCIe Loopback

HIGH = Disable (Default)

LOW = Enable

CFG [13:12] : XOR/ALL-Z

00 = Reserved

01= XOR Mode Enabled

10= All-Z Mode Enabled

11= Normal Operation (Default)

CFG16 : FSB Dynamic OD

HIGH = Enable (Default)

LOW = Disable

CFG19 : DMI Lane Reversal

LOW = NORMAL (default)

HIGH = Reverse Lanes

CFG20 : SDVO/PCIE CONCURRENT MODE

LOW = ONLY SDVO or PCIE is Operational (Default)

HIGH = SDVO and PCIE are operating simultaneously via the PEG port




↑25# M_A_DQ[63:0] <<



DDR SYSTEM MEMORY A

CANTIGA_CHIPSET


↑25# M_B_DQ[63:0] <<





DDR SYSTEM MEMORY B

CANTIGA_CHIPSET

P80VC1








Change NC-26/42 to
NC from GND

P80VC1

		Title : Cantiga - GND(7)	
ASUSTeK COMPUTER INC. NB1		Engineer: SZ_NB2	
Size	Project Name	Rev	
A3	P80VC / A/ Q	R1.1	
Date: Tuesday, December 16, 2008		Sheet	13 of 52

Place Near the Open Door





VccSus1_05, VccSus1_5, & VccCL1_5 Internal VR

VccLAN1_05 & VccCL1_05 Internal VR

High = Enable (Default)







Low = Disable



Flash Descriptor Security Override


High = Enable (Default)

Low = Overridden




BOM:
02G010015342


SB Heatsink Screwhole



Pass EA measurement




ASUS		Title : SB-ICH9M(1)	
ASUSTeK COMPUTER INC. NB1		Engineer: SZ_NB2	
Size A3	Project Name P80VC / A / Q	Rev R1.1	
Date: Tuesday, December 16, 2008	Sheet 14	of 52	



UNUSED PCI termination

AD [31:0]	Can be left unconnected
C/BE [3:0]#	Can be left unconnected
DEVSEL#	8.2-k weak pull-up resistor to Vcc3_3
FRAME#	8.2-k weak pull-up resistor to Vcc3_3
IRDY#	8.2-k weak pull-up resistor to Vcc3_3
TRDY#	8.2-k weak pull-up resistor to Vcc3_3
STOP#	8.2-k weak pull-up resistor to Vcc3_3
PAR	Can be left unconnected
PERR#	8.2-k weak pull-up resistor to Vcc3_3
REQ0# REQ1#/GPIO50 REQ2#/GPIO52 REQ3#/GPIO54	Requires a 8.2-k weak pull-up resistor to Vcc3_3. REQ [3:1] can be configured as GPIO instead.
GNT0# GNT1#/GPIO51 GNT2#/GPIO53 GNT3#/GPIO55	Can be left unconnected. GNT [3:1]# can be configured as GPIO instead. GNT [3:0] is sampled as a functional strapping;
PCICLK	Should remain connected to 33-MHz clock source
PCIRST#	Can be left unconnected
PLOCK#	8.2-k weak pull-up resistor to Vcc3_3
SERR#	8.2-k weak pull-up resistor to Vcc3_3
PIRQ [D:A]# PIRQE#/GPIO2 PIRQF#/GPIO3 PIRQG#/GPIO4 PIRQH#/GPIO5	Requires a 8.2-k weak pull-up resistor to Vcc3_3 PIRQ [H:E]# Can be configured as GPIO instead
SERIRQ	8.2-k pull-up to Vcc3_3
PME#	Can be left unconnected. Internally pull-up
CLKRUN#	8.2-k weak pull-up resistor to Vcc3_3

P80VC1



<< PCIEG_RXP[0..15] P10%
<< PCIEG_RXN[0..15] P10%
<< PCIEB_RXP[0..15] P10%
<< PCIEB_RXN[0..15] P10%

PCIEB_RXN15	GC4	1	2	0.1UF/10V	PCIEG_TXN15
PCIEB_RXP15	GC5	1	2	0.1UF/10V	PCIEG_TXP15
PCIEB_RXN14	GC6	1	2	0.1UF/10V	PCIEG_TXN14
PCIEB_RXP14	GC7	1	2	0.1UF/10V	PCIEG_TXP14
PCIEB_RXN13	GC8	1	2	0.1UF/10V	PCIEG_TXN13
PCIEB_RXP13	GC9	1	2	0.1UF/10V	PCIEG_TXP13
PCIEB_RXN12	GC10	1	2	0.1UF/10V	PCIEG_TXN12
PCIEB_RXP12	GC11	1	2	0.1UF/10V	PCIEG_TXP12
PCIEB_RXN11	GC12	1	2	0.1UF/10V	PCIEG_TXN11
PCIEB_RXP11	GC17	1	2	0.1UF/10V	PCIEG_TXP11
PCIEB_RXN10	GC18	1	2	0.1UF/10V	PCIEG_TXN10
PCIEB_RXP10	GC19	1	2	0.1UF/10V	PCIEG_TXP10
PCIEB_RXN9	GC20	1	2	0.1UF/10V	PCIEG_TXN9
PCIEB_RXP9	GC21	1	2	0.1UF/10V	PCIEG_TXP9
PCIEB_RXN8	GC22	1	2	0.1UF/10V	PCIEG_TXN8
PCIEB_RXP8	GC23	1	2	0.1UF/10V	PCIEG_TXP8
PCIEB_RXN7	GC24	1	2	0.1UF/10V	PCIEG_TXN7
PCIEB_RXP7	GC25	1	2	0.1UF/10V	PCIEG_TXP7
PCIEB_RXN6	GC26	1	2	0.1UF/10V	PCIEG_TXN6
PCIEB_RXP6	GC27	1	2	0.1UF/10V	PCIEG_TXP6
PCIEB_RXN5	GC28	1	2	0.1UF/10V	PCIEG_TXN5
PCIEB_RXP5	GC29	1	2	0.1UF/10V	PCIEG_TXP5
PCIEB_RXN4	GC30	1	2	0.1UF/10V	PCIEG_TXN4
PCIEB_RXP4	GC31	1	2	0.1UF/10V	PCIEG_TXP4
PCIEB_RXN3	GC32	1	2	0.1UF/10V	PCIEG_TXN3
PCIEB_RXP3	GC33	1	2	0.1UF/10V	PCIEG_TXP3
PCIEB_RXN2	GC34	1	2	0.1UF/10V	PCIEG_TXN2
PCIEB_RXP2	GC35	1	2	0.1UF/10V	PCIEG_TXP2
PCIEB_RXN1	GC42	1	2	0.1UF/10V	PCIEG_TXN1
PCIEB_RXP1	GC43	1	2	0.1UF/10V	PCIEG_TXP1
PCIEB_RXN0	GC44	1	2	0.1UF/10V	PCIEG_TXN0
PCIEB_RXP0	GC45	1	2	0.1UF/10V	PCIEG_TXP0

P8,15,29,31,36,37,42% BUF_PLT_RST#

P17% GPU_RST_SB#

P4% CLK_PCIE_GPU

P4% CLK_PCIE_GPU#

GT01

GT02

+3VS +3VSG 200mA

+1.8VS +1.8VSG

+0.9VS +0.9VS_VGA

+1.1VS_GPU +VCCP
1.715A
Do Not Stuff
Use +1.05VS(+VCCP) for +1.1VS rail

BOM:02G190014113

GU1A 1/3 PCI EXPRESS

PCIEG_TXP0	AD10	PCIEG_TXN0	AD11
PCIEG_RXP0	AE12	PCIEG_RXN0	AF12
PCIEG_TXP1	AD12	PCIEG_TXN1	AD12
PCIEG_RXP1	AG12	PCIEG_RXN1	AG13
PCIEG_TXP2	AD11	PCIEG_TXN2	AD12
PCIEG_RXP2	AF13	PCIEG_RXN2	AF13
PCIEG_TXP3	AD13	PCIEG_TXN3	AD14
PCIEG_RXP3	AE15	PCIEG_RXN3	AF15
PCIEG_TXP4	AD15	PCIEG_TXN4	AD15
PCIEG_RXP4	AG15	PCIEG_RXN4	AG16
PCIEG_TXP5	AD14	PCIEG_TXN5	AD15
PCIEG_RXP5	AF16	PCIEG_RXN5	AF16
PCIEG_TXP6	AD16	PCIEG_TXN6	AD16
PCIEG_RXP6	AE18	PCIEG_RXN6	AF18
PCIEG_TXP7	AD17	PCIEG_TXN7	AD18
PCIEG_RXP7	AG18	PCIEG_RXN7	AG19
PCIEG_TXP8	AD18	PCIEG_TXN8	AD18
PCIEG_RXP8	AF19	PCIEG_RXN8	AF19
PCIEG_TXP9	AD19	PCIEG_TXN9	AD20
PCIEG_RXP9	AG21	PCIEG_RXN9	AG22
PCIEG_TXP10	AD20	PCIEG_TXN10	AD20
PCIEG_RXP10	AG22	PCIEG_RXN10	AG22
PCIEG_TXP11	AD21	PCIEG_TXN11	AD21
PCIEG_RXP11	AF22	PCIEG_RXN11	AF22
PCIEG_TXP12	AD21	PCIEG_TXN12	AD22
PCIEG_RXP12	AG24	PCIEG_RXN12	AG24
PCIEG_TXP13	AD22	PCIEG_TXN13	AD22
PCIEG_RXP13	AG24	PCIEG_RXN13	AG25
PCIEG_TXP14	AD23	PCIEG_TXN14	AD24
PCIEG_RXP14	AG25	PCIEG_RXN14	AG26
PCIEG_TXP15	AD25	PCIEG_TXN15	AD26
PCIEG_RXP15	AG27	PCIEG_RXN15	AG27

NB9M_GS
/PM

PEX_IOVDD_01
PEX_IOVDD_02
PEX_IOVDD_03
PEX_IOVDD_04
PEX_IOVDD_05
PEX_IOVDD_06

PEX_IOVDDQ_01
PEX_IOVDDQ_02
PEX_IOVDDQ_03
PEX_IOVDDQ_04
PEX_IOVDDQ_05
PEX_IOVDDQ_06
PEX_IOVDDQ_07
PEX_IOVDDQ_08
PEX_IOVDDQ_09
PEX_IOVDDQ_10
PEX_IOVDDQ_11
PEX_IOVDDQ_12

VDD_01
VDD_02
VDD_03
VDD_04
VDD_05
VDD_06
VDD_07
VDD_08
VDD_09
VDD_10
VDD_11
VDD_12
VDD_13
VDD_14
VDD_15
VDD_16
VDD_17
VDD_18
VDD_19
VDD_20
VDD_21
VDD_22
VDD_23
VDD_24
VDD_25
VDD_26
VDD_27
VDD_28
VDD_29
VDD_30
VDD_31
VDD_32
VDD_33
VDD_34
VDD_35
VDD_36
VDD_37
VDD_38
VDD_39
VDD_40
VDD_41
VDD_42
VDD_43

VDD_SENSE
GND_SENSE
VDD33_01
VDD33_02
VDD33_03
VDD33_04
VDD33_05
VDD33_06

PEX_PLLVDD
PEX_TSTCLK_OUT
PEX_TSTCLK_OUT_N
NC_09
PEX_TERM

AG8
AG10

PCI-E I/O Termination Calibration

1.6A

+VGA_CORE_VS

80mA

65mA

+1.1VS_GPU

+VGA_CORE_VS

+3VSG

+1.1VS_GPU

ASUS

ASUSTeK COMPUTER INC. NB1

Size
Custom

Date: Tuesday, December 16, 2008

Sheet 19 of 52

Rev R1.1

Project Name

P80VC / A / Q

Engineer: SZ_NB2

Title :

P21# FBAD[0..63]
P21# FBADQM[0..7]
P21# FBADQSG[0..7]
P21# FBADQSG[0..7]

FBAD0 D21 FBA_D0
FBAD1 C22 FBA_D1
FBAD2 B22 FBA_D2
FBAD3 A22 FBA_D3
FBAD4 C24 FBA_D4
FBAD5 B25 FBA_D5
FBAD6 A25 FBA_D6
FBAD7 A26 FBA_D7
FBAD8 D22 FBA_D8
FBAD9 E22 FBA_D9
FBAD10 E24 FBA_D10
FBAD11 D24 FBA_D11
FBAD12 D26 FBA_D12
FBAD13 D27 FBA_D13
FBAD14 C27 FBA_D14
FBAD15 B27 FBA_D15
FBAD16 D16 FBA_D16
FBAD17 E16 FBA_D17
FBAD18 D17 FBA_D18
FBAD19 F18 FBA_D19
FBAD20 D20 FBA_D20
FBAD21 F20 FBA_D21
FBAD22 E21 FBA_D22
FBAD23 F21 FBA_D23
FBAD24 C16 FBA_D24
FBAD25 B18 FBA_D25
FBAD26 C18 FBA_D26
FBAD27 D18 FBA_D27
FBAD28 C19 FBA_D28
FBAD29 C21 FBA_D29
FBAD30 B21 FBA_D30
FBAD31 A21 FBA_D31
FBAD32 P22 FBA_D32
FBAD33 P24 FBA_D33
FBAD34 R23 FBA_D34
FBAD35 R24 FBA_D35
FBAD36 T23 FBA_D36
FBAD37 U24 FBA_D37
FBAD38 V23 FBA_D38
FBAD39 V24 FBA_D39
FBAD40 N25 FBA_D40
FBAD41 N26 FBA_D41
FBAD42 R25 FBA_D42
FBAD43 R26 FBA_D43
FBAD44 T25 FBA_D44
FBAD45 V26 FBA_D45
FBAD46 V27 FBA_D46
FBAD47 V27 FBA_D47
FBAD48 W22 FBA_D48
FBAD49 W22 FBA_D49
FBAD50 W23 FBA_D50
FBAD51 W24 FBA_D51
FBAD52 AA22 FBA_D52
FBAD53 AB23 FBA_D53
FBAD54 AB24 FBA_D54
FBAD55 AC24 FBA_D55
FBAD56 W25 FBA_D56
FBAD57 W26 FBA_D57
FBAD58 W27 FBA_D58
FBAD59 AA25 FBA_D59
FBAD60 AB25 FBA_D60
FBAD61 AB26 FBA_D61
FBAD62 AD26 FBA_D62
FBAD63 AD27 FBA_D63

FBADQM0 D23 FBA_DOM0
FBADQM1 C26 FBA_DOM1
FBADQM2 D19 FBA_DOM2
FBADQM3 B19 FBA_DOM3
FBADQM4 T24 FBA_DOM4
FBADQM5 T26 FBA_DOM5
FBADQM6 AA23 FBA_DOM6
FBADQM7 AB27 FBA_DOM7

FBADQSG0 A24 FBA_DQS_WP0
FBADQSG1 C25 FBA_DQS_WP1
FBADQSG2 E19 FBA_DQS_WP2
FBADQSG3 A19 FBA_DQS_WP3
FBADQSG4 T22 FBA_DQS_WP4
FBADQSG5 T27 FBA_DQS_WP5
FBADQSG6 AA24 FBA_DQS_WP6
FBADQSG7 AA26 FBA_DQS_WP7

FBARDQSG0 B24 FBA_DQS_RN0
FBARDQSG1 D25 FBA_DQS_RN1
FBARDQSG2 E18 FBA_DQS_RN2
FBARDQSG3 A18 FBA_DQS_RN3
FBARDQSG4 R22 FBA_DQS_RN4
FBARDQSG5 R27 FBA_DQS_RN5
FBARDQSG6 Y24 FBA_DQS_RN6
FBARDQSG7 AA27 FBA_DQS_RN7

GU1B
2/13 FRAME_BUFFER

NB9M_GS
/PM

+1.8VSG

GR10
1KOhm
1%
/PM

GR11
1KOhm
1%
/PM

GC79
0.1UF/10V
/PM

15mil

FB_VREF

FB_VREF

Mapping Mode A

F26 FBA_A3 FBA_A3 P21#
J24 FBA_A0 FBA_A0 P21#
F25 FBA_A2 FBA_A2 P21#
M23 FBA_A1 FBA_A1 P21#
N27 FBE_A3 FBE_A3 P21#
M27 FBE_A4 FBE_A4 P21#
K26 FBE_A5 FBE_A5 P21#
J25 FBA_CS# FBA_CS# P21#
J27 FBA_CS0# FBA_CS0# P21#
G23 FBA_WE# FBA_WE# P21#
C26 FBA_BA0 FBA_BA0 P21#
J23 FBA_CKE FBA_CKE P21#
M25 FBA_RST FBA_RST P21#
K27 FBE_A2 FBE_A2 P21#
G25 FBA_A12 FBA_A12 P21#
L24 FBA_RAS# FBA_RAS# P21#
K23 FBA_A11 FBA_A11 P21#
K24 FBA_A10 FBA_A10 P21#
G22 FBA_BA1 FBA_BA1 P21#
K25 FBA_A8 FBA_A8 P21#
H22 FBA_A9 FBA_A9 P21#
N26 FBA_A6 FBA_A6 P21#
H24 FBA_A5 FBA_A5 P21#
F27 FBA_A7 FBA_A7 P21#
J28 FBA_A4 FBA_A4 P21#
G24 FBA_CAS# FBA_CAS# P21#
G27 FBA_A13 FBA_A13 P21#
M24 FBA_BA2 FBA_BA2 P21#
K22 FBA_A2 FBA_A2 P21#
J22 X GT03 /X
L22 X GT04 /X

F24 FBA_CLK0 FBA_CLK0 P21#
F23 FBA_CLK0# FBA_CLK0# P21#
N24 FBA_CLK1 FBA_CLK1 P21#
N23 FBA_CLK1# FBA_CLK1# P21#

+1.8VSG

FB_CAL_PD_VDDQ B15 GR6 1 2 30.10HM 1%
FB_CAL_PU_GND A15 GR7 1 2 30.10HM 1%
FB_CAL_TERM_GND B16 GR8 1 2 30.10HM 1%
FBA_DEBUG M22 GR9 1 2 10KOhm /PM

+1.8VSG

+1.1VS_GPU

FB_PLLAVDD R19
FB_DLLAVDD T19
GC77
GC80
GC81
Do Not Stuff
1UF/10V /PM
Do Not Stuff
1UF/10V /PM
Do Not Stuff
1UF/10V /PM
35mA
GL2
120Ohm/100Mhz
PM
0.00

P80VC1



Title :

ASUSTek COMPUTER INC. NB1






Engineer: SZ_NB2

Size Project Name
Custom P80VC / A/ Q


Rev
R1.1

Date: Tuesday, December 16, 2008


Sheet 20 of 52




VGA




LVDS





HDMI




Xtal



Other





ROM




GPIO

External thermal sensor



GPIO ASSIGNMENTS








GPIO	I/O	ACTIVE	USAGE
0	IN	N/A	N/A
1	IN	N/A	HDMI HOTPLUG
2	OUT	HIGH	PANEL BACKLIGHT PWM
3	OUT	HIGH	PANEL POWER ENABLE
4	OUT	HIGH	PANEL BACKLIGHT ENABLE
5	OUT	N/A	NVVD VID 0
6	OUT	N/A	NVVD VID 1
7	OUT	N/A	FBVDD VID 0
8	IN	LOW	THERMAL ALERT
9	OUT	LOW	FAN PWM
10	OUT	N/A	FBVREF SELECT
11	OUT	Low	SLI SYNCO
12	IN	N/A	AC DETECT
13	OUT	N/A	PS CONTROL
14	OUT	N/A	PS CONTROL



P80VC1

ASUS Title :
ASUSTeK COMPUTER INC. NB1 Engineer: **SZ_NB2**

Size	Project Name	Rev
Custom	P80VC / A / Q	R1.1
Date: Tuesday, December 16, 2008	Sheet	24 of 52




P10% CRT_RED_GM V2R1 2 1 0Ohm /GM CRT_R
 P10% CRT_GREEN_GM V2R2 2 1 0Ohm /GM CRT_G
 P10% CRT_BLUE_GM V2R3 2 1 0Ohm /GM CRT_B
 P10% CRT_HSYNC_GM V2R4 2 1 0Ohm /GM CRT_HSYNC
 P10% CRT_VSYNC_GM V2R5 2 1 0Ohm /GM CRT_VSYNC



From GMCH

P22% RED_GPU V2R8 2 1 0Ohm /PM CRT_R
 P22% GREEN_GPU V2R9 2 1 0Ohm /PM CRT_G
 P22% BLUE_GPU V2R10 2 1 0Ohm /PM CRT_B
 P22% CRT_HSYNC_GPU V2R11 2 1 0Ohm /PM CRT_HSYNC
 P22% CRT_VSYNC_GPU V2R12 2 1 0Ohm /PM CRT_VSYNC


From GPU



+5VS_CRT_DDC





2008/12/4 : Pass EA measurement



R1.1 change P/N

CRT Connector





Place ESD Diodes near CRT Connector



R1.1 /X

P80VC1

ASUS		Title : CRT conn	
ASUSTeK COMPUTER INC. NB6		Engineer: SZ_NB2	
Size	Project Name	Rev	
Custom	P80VC / A/ Q	R1.1	
Date: Tuesday, December 16, 2008	Sheet	28	of 52




NewCard Header




ExpressCard Standard 1.0:
Change Pin7 from RESERVED to SMBCLK
Change Pin8 from SMBCLK to SMBDATA
Change Pin9 from SMBDATA to +1.5V

NewCard Ejector




P80VC1

ASUS		Title : NEWCARD	
ASUSTek COMPUTER INC. NB6		Engineer: SZ_NB2	
Size	Project Name	Rev	
Custom	P80VC / A/ Q	R1.1	
Date: Tuesday, December 16, 2008	Sheet	29	of 52




P80VC1

ASUS		Title : NEWCARD_DEBUG	
ASUSTeK COMPUTER INC. NB6		Engineer: SZ_NB2	
Size A3	Project Name P80VC / A/ Q	Rev R1.1	
Date: Tuesday, December 16, 2008	Sheet	30	of 52





For VDD33 pin29,
pin37



For AVDD33
pin1,
pin40

+1.2VOUT Wider than 60mils



Note 1: The Trace length between LL2 and 8111DL's Pin 48 must be within 0.5 cm. LC9 and LC16 to LL2 must be within 0.5cm. Refer to Layout guide for more detail.



Note : Regulator input,the Trace length between LC5 and 8111DL's Pin 44,45 must be within 200mils and wider than 40mils

Remove LR11 if switching regulator is enabled.
Remove LR14 if external power 1.2V is used.

Pass EA measurement




RTLAN_DSM#: ICH9 GPIO10
GLAN_DSMEN: ICH9 GPIO60


P80VC1

ASUS		Title : SB-ICH9M(3)	
ASUSTeK COMPUTER INC. NB1		Engineer: SZ_NB2	
Size	Project Name	P80VC / A/ Q	Rev R1.1
Custom			
Date: Tuesday, December 16, 2008		Sheet	31 of 52


MDC Connector




RING




MDC Nut




TRANS



Giga LAN Transformer




RJ45_RJ11



P80VC1

ASUS		Title : RJ45-11&MDC	
ASUSTek COMPUTER INC. NB6		Engineer: SZ_NB2	
Size	Project Name	Rev	
Custom	P80VC / A/ Q	R1.1	
Date: Tuesday, December 16, 2008	Sheet	32	of 52








Bluetooth Connector



BT_ON : (connect to GPO, push-pull, default High)
 0 => BT Disabled
 1 => BT Enabled

P80VC1



ASUS		Title : BT&Launch	
ASUSTeK COMPUTER INC. NB6		Engineer: SZ_NB2	
Size	Project Name		Rev
Custom	P80VC / A/ Q		R1.1
Date: Tuesday, December 16, 2008	Sheet	33	of 52






P80VC1

ASUS		Title : Audio Brd con&USB x2	
ASUSTeK COMPUTER INC. NB6		Engineer: SZ_NB2	
Size	Project Name		
Custom	P80VC / A/ Q		
Date: Tuesday, December 16, 2008	Sheet	34	of 52
		Rev	R1.1


SATA HDD Connector



TPM Connector





I2C GPIO Controller



KB

Pin	Label	Connector
1	SIDE2	KS14 (P37 号)
2		KS09 (P37 号)
3		KS03 (P37 号)
4		KS01 (P37 号)
5		KS13 (P37 号)
6		KS15 (P37 号)
7		KS11 (P37 号)
8		KS17 (P37 号)
9		KS16 (P37 号)
10		KS14 (P37 号)
11		KS12 (P37 号)
12		KS10 (P37 号)
13		KS13 (P37 号)
14		KS12 (P37 号)
15		KS10 (P37 号)
16		KS11 (P37 号)
17		KS06 (P37 号)
18		KS08 (P37 号)
19		KS04 (P37 号)
20		KS02 (P37 号)
21		KS05 (P37 号)
22		KS07 (P37 号)
23		KS00 (P37 号)
24		KS01 (P37 号)
25	SIDE1	GND
26		GND

R1.1



3V5

FR3
1KOhm
1%

FR1 1 2 150Ohm 1% FAN0_PWM_R

FR2 1 2 1KOhm 1% FAN0_TACH_R

FC1 Do Not Stuff /X

FC2 Do Not Stuff /X

FC3 10uF/6.3V

FD1 Do Not Stuff /X

5V5

12G1700004B

WtoB_49

4 SIDE2 6

3 3

2 2

1 SIDE1 5

GND

GND

GND


GND

GND

Debounced Circuits


R1.1

Close to Connector




R1.1


Close to Connector



LAUNCH1





CHARG



P80VC1



ASUS®		Title : Launch	
ASUSTeK COMPUTER INC. NB6		Engineer: SZ_NB2	
Size A3	Project Name P80VC / A/ Q	Rev R1.1	
Date: Tuesday, December 16, 2008	Sheet 40 of 52		









P80VC1

ASUS		Title : other	
ASUSTeK COMPUTER INC. NB6		Engineer: SZ_NB2	
Size	Project Name		Rev
A3	P80VC / A/ Q		R1.1
Date: Tuesday, December 16, 2008		Sheet	41 of 52

Delete SMBUS / Add SB_SPKR
R1.1




R1.1 INTMIC_L_P_AMP




P80VC1

ASUS		Title : DC-IN&BAT-IN	
ASUSTeK COMPUTER INC. NB6		Engineer: SZ_NB2	
Size	Project Name	Rev	
Custom	P80VC / A/ Q	R1.1	
Date: Tuesday, December 16, 2008	Sheet	43	of 52




P80VC1

ASUS		Title : Discharger	
ASUSTeK COMPUTER INC. NB6		Engineer: SZ_NB2	
Size	Project Name	P80VC / A/ Q	Rev R1.1
Custom			
Date: Tuesday, December 16, 2008		Sheet	44 of 52




P80VC1


ASUS		Title : EMI CAP	
ASUSTeK COMPUTER INC. NB6		Engineer: SZ_NB2	
Size Custom	Project Name P80VC / A/ Q		Rev R1.1
Date: Tuesday, December 16, 2008		Sheet 45 of 52	



CPU HOLE





NB+GPU HOLE




P80VC1

ASUS		Title : Screw Hole	
ASUSTeK COMPUTER INC. NB6		Engineer: SZ_NB2	
Size	Project Name	Rev	
Custom	P80VC / A/ Q	R1.1	
Date: Tuesday, December 16, 2008		Sheet	46 of 52





POWER PATH & BAT_LEARN



Power stage

1. Ripple Current:
 $I_{\text{ripple}} = 3\text{A}$

2. Inductor Spec:

Isat=14A
Idc=8A
DCR=18mOhm

3. MOSFET Spec:
H-side and L-side MOSFET:AP4800
Rds(on)=21mOhm (Vgs=4.5V)
Icont=9.6 (T=25)
Ipeak=40 (Pause<10us)

Controller

1. Frequency:

1.2MHZ

2.Current limit

4.5A(90W)
3.16A(65W)

<i>ISSET_EC</i>	<i>CHG CURRENT</i>
0V	NO CHG
0.1164V	0.1426A
3.3V	4.04A

VSET_EC	BAT VOLTAGE
0V	17.8268V
3.3V	5.4700V

Adaptor <15V must additional external circuit for Pin ACIN. Please refer to UX20 Schematic


P80VC1




Title : POWER_CHARGER

ASUSTeK COMPUTER INC. NB3 Engineer:Robin_chen

Size A2	Project Name P80A	Rev 1.1
Date: Tuesday, December 16, 2008		Sheet 49 of 56





Power stage

- I/P Current:**
 $I_{in} = V_o \cdot I_o / (0.75 \cdot V_{in}) = 1.65A$
- Ripple Current:**
 $I_{ripple} = 3A$
- Dynamic:**
 $I_{peak} = 22.44A$
 $ESR/2 = 9m\Omega$
 $V = 162mV$
- Inductor Spec:**
 $I_{sat} = 33A$
 $I_{dc} = 16A$
 $DCR = 3.8m\Omega$
- MOSFET Spec:**
H-side and L-side MOSFET: RJK0355
 $R_{ds(on)} = 11.8m\Omega$ ($V_{gs} = 4.5V$)
 $I_{cont} = 30$ ($T = 25$)
 $I_{peak} = 120$ (Pause < 10us)



Controller

- Voltage & Current:**
 $+1.05V \& 22.44A$
- Frequency:**
 $T_{on} = 3.85p \cdot R_t(on) / V_{in} - 0.5 = 0.3\mu s$
 $Frequency = V_{out} / (V_{in} \cdot T_{on}) = 250KHz$
- OCP:**
Set $PR7504 = 14K\Omega$
 $I_{ocp} = R_{ocp} \cdot 20 / R_{ds(on)} = 16.94A$
- Soft start time:**
Soft-Star duration is 2ms




P80VC1

ASUS		Title : Power_+VCCP	
ASUSTek COMPUTER INC		Engineer: Robin_chen	
Size	Project Name	P80	Rev
A2			1.1
Date: Tuesday, December 16, 2008		Sheet 51 of 56	

SUSB#_PWR POWER



SUSC#_PWR POWER



P80VC1

ASUS®		Title : POWER_LOAD_SWITCH	
ASUSTek Computer INC.		Engineer:	
Size	Project Name	Rev	
A2	P80	1.1	
Date: Tuesday, December 16, 2008		Sheet 52 of 56	

